This work presents a hardware implementation of a Genetic Algorithm. Hardware Genetic Operators are implemented in FPGA. Fitness evaluation, which is problem dependent, is left for implementation as S/W module or problem specific hardware design. This allowed a re-configurable general-purpose design, which is customized by application specific population generation and fitness evaluation solution. A 16 site Random Number Generator module is implemented in VHDL based on Hybrid Cellular Automata (CA). Selection, Crossover, and Mutation Operators are implemented as systolic architecture. For preserving locality & modularity of systolic arrays we separate selection array implementation from the crossover and mutation operators. The chromosomes are fed serially to allow variable length chromosomes. The Genetic Engine is targeted a Xilinx Vertex XC2V2000-5 device using Xilinx Foundation Environment. The simulation is carried out using ModelSim.
Introduction:
A genetic algorithm (GA) is a stochastic search and optimization technique based on the mechanics of natural selection. A population of candidate solutions (Chromosomes) is held and interacts over a number of iterations (Generations) to produce better solutions. In canonical GA, the chromosomes are encoded as binary strings. Driving the process is the fitness of the chromosomes, which relates the quality of a candidate in quantitative terms. The fitness function encapsulates the problem-specific knowledge. The fitness is used in a stochastic selection of pairs of chromosomes which are 'reproduced' to generate new solution strings. Reproduction involves Crossover, which generates new children by combining chromosomes in a process which swaps portions of each others genes. The other reproduction operator is called Mutation. Mutation randomly changes genes and is used to introduce new information into the search. Both crossover and mutation make heavy use of random numbers. In case of H/W GA, this random number needs to be generated by the device itself. There are aspects of GA approach attract H/W implementation. The operation of selection and reproduction are basically problem independent and involve basic string manipulation tasks. These can be achieved by logical circuits. The fitness evaluation task, which is problem dependent, however proves a major difficulty in H/W implementation. Another difficulty comes from that designs can only be used for the individual problem their fitness function represents. Therefore, in this work the genetic operators are implemented in H/W, while the fitness evaluation module is treated separately. It can be implemented as a S/W model. This allows a mixed hardware/software approach to address both generality and acceleration. In some cases the fitness evaluation can be simplified implemented in H/W. The Genetic H/W Engine itself is composed of three modules as shown in Fig.1 . FPGA is used for implementing these modules. Design and simulation results of these modules are presented. A random number generation module based on Cellular Automata CA is also designed and implemented to provide the other three modules with H/W generated random numbers. Simple fitness evaluation and population generation module is presented. The RNG supplies pseudo-random bit strings to the selection module for scaling down the sum of fitness. The pseudo-random bit strings to the crossover and mutation modules to choose crossover and mutation points 
Random Number Generator :
The 1 st module to be considered is a Random Number Generator (RNG). Hybrid Cellular Automata (CA) [1] is used due to its maximal length binary sequence production from each site. CA based generators compare favorably with the other types such as Linear Feedback Shift Registers (LFSR) and mixed congruential RNG in terms of quality of randomness and silicon area used. They use less silicon area in their implementation [1, 2] . Four sites and 16 sites are implemented. Good results are obtained by forcing the neighbor to the last site to one. The boundary condition is not cyclic. 1 st cell seeding, which can be all zeros, are applied only once. The output of the cell is passed out to provide the seed for next cell. Ref [1] applied random number tests of Kunth for CA RNG . It proved the good Randomness of this type of RNG. A 16 site RNG is implemented in VHDL. Fig.3 shows the simulation results of this RNG. Our implementation of CA RNG set the bit 17 (the neighbor to the last site 16) to 1 so zeros can be used as initial value without producing zeros in the next cycles. Now the RNG will produce numbers in range from 0 to 2 16 -1 if it is given a number initially in that range. Also every number in that range will be visited every 2 16 . If the initial value is zero or small value the next few numbers produced will not be ascending numbers. Table. 1 demonstrates the implementation results of the implemented CA RNG with an initial value (0000000000000000) binary. It is noticed here that for a small seed, the generated numbers are freely randomized.
Figure (3): Simulation of 16 sites Hybrid CA RNG
The synthesis summary of the 16 sites RNG is given in the following:
Device utilization summary: TIMING REPORT Note: these timing numbers are only a synthesis estimate For accurate timing information, refer to the trace report. Generated after PLACE-and-ROUTE.
Clock Information:
buffer(FF name) | Load | -----------------------------------+------------------------+-------+ c | BUFGP | 32 | -----------------------------------+------------------------+-------+
Timing Summary: Speed Grade: -6 Minimum period: 3.672ns (Maximum Frequency: 272.331MHz) Minimum input arrival time before clock: 7.207ns Maximum output required time after clock: 7.292ns Maximum combinational path delay: No path found This summary shows how small the amount of resources occupied by the RNG module. However to host the whole genetic operators, a larger chip will be used.
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The chromosomes emerge from the fitness evaluation and populations generation module enter the left of the select array [3, 4] . A random number in the range of 0 to 1 (ball value) is input into the top of each column to be compared with the fitness values of the chromosomes. As the ball value descents, the fitness values are subtracted and the result is tested for zero crossing. Such an occurrence indicates selection. In the implemented design of selection module, the output selection is overwritten with the actual chromosome and passed to the next cell. Test is performed to ensure the selection is done only once for each column of selection array. The implementation of 4 cell selection array is shown in fig. 5 while fig. 6 shows how the stagger is preserved between consecutive chromosomes. Since the process is to pump the chromosomes sequentially, a serialized version is implemented. Fig.9 shows the simulation of 16 bit uniform crossover cell while the 
Mutation:
Once the random number has been generated, it is passed out to the mutation logic of Fig.11 . The random number is compared with mutation probability P mut using 16-bit magnitude comparator. The output of the comparator goes high if the random number is less than P mut and this, together with the incoming gene, are fed into an XOR gate. If the comparator output is high the gene is inverted. Each mutation cell is written in VHDL. The simulation of mutation module is shown in Fig.12 . 
Control and Storage module :

I. Memory Configuration
In our design, a memory module is used to store the chromosome which consists of 6 genes; every gene is 8bits in addition to its fitness value. The memory consists of 4 blocks. Each block is accessed using a counter which is used as a pointer to read from and write to a specified location.
II. Chromosome delivery control
This section generates master clock which is fed to each RNG module to keep the random number unchanged for the whole selection period (chromosome six genes). The control unit is responsible also for storing initial values.
Implementation Results:
Since the Fitness evaluation module is a problem dependent, the total speed of the algorithm can not be determined. However, the speed measure for H/W Genetic Operators shows a significant improvement. Our implementation achieved 19.47 ns as maximum time consumed to traverse a single gene (processing). So, the implemented engine can process 51.36 million genes per second using Xilinx XC2V2000 with speed grade 5. Comparing with reference [5] , more than 100% speed improvement is achieved. The Device utilization summary for implementing both: Selection array and
